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The benefits of enhanced carrier mobilities in strained 
silicon (sSi) and reduced parasitic capacitances in silicon-
on-insulator (SOI) substrates have recently been 
combined together in strained silicon-on-insulator (sSOI) 
technology. The sSOI substrates are of immense 
importance for new generations of CMOS technology. 
 
 Strained silicon layers about 20 nm thick were 
grown on virtual substrates characterized by a thin SiGe 
layer having a thickness of 400nm (Fig. 1). The SiGe 
layers were relaxed by hydrogen or helium implantation 
and subsequently annealed resulting in threading 
dislocation densities as low as 1?105 cm-2 and dislocation 
pile-up densities of 10 cm-1. The reduced thickness of the 
SiGe buffer causes also a low surface roughness 
compared to conventional SiGe virtual substrates having a 
few micrometer thick buffer layer [1]. Therefore, 
additional planarization steps (CMP) for further 
treatments are not required. 
 
 SSOI wafers were fabricated by hydrogen-
induced layer splitting combined with wafer bonding 
techniques. The virtual substrates were implanted with 
hydrogen at energies ranging from 135 keV to 110 keV 
which leads to the maximum of the deposited energy 
being located either in the underlying Si substrate or at the 
interface between the SiGe layer and the Si handle wafer. 
The virtual substrates were bonded to Si wafers and 
subsequently annealed at a maximum temperature of 
450°C (Fig. 2). The annealing causes an increase of the 
bond energy and the layer splitting. Finally, the SiGe 
layer was removed by wet chemical etching (Fig. 3). The 
integrity of the buried oxide layer was improved by an 
additional annealing step at high temperatures comparable 
to those used in device processes. Also a further epitaxial 
growth process was applied to increase the thickness of 
the strained silicon layer.  
 
Analysis of the fabricated sSOI wafers (diameter 
8 in.) show that the whole strain of the sSi layer is 
transferred. The strain is also unchanged after an 
additional annealing at elevated temperatures and an 
increase of the sSi layer thickness to 60 nm.  
 
 Long channel MOSFETs were fabricated on the 
sSOI substrates. Measurements of the electron mobility 
resulted in an enhancement of nearly 100 %. Also the on 
current showed a large improvement. 
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Fig. 1: TEM cross-sectional image of the virtual substrate. 











Fig. 3: TEM cross-sectional image of the final sSOI 
wafer. 
 
 
 
 
 
 
 
 
